Mimicking brain functions and structures is a very important and challenging approach to perform highly intelligent information processing. In the brain, a neuron receives many electric impulses via synapses, and outputs spike pulses. Processing based on spike pulses is essential in neuronal networks. However, most attempts for hardware implementation of artificial neural networks until several years ago were based on rate coding models, which define analog neuronal activity as an average of pulse events over a certain time span.
Introduction
Mimicking brain functions and structures is a very important and challenging approach to perform highly intelligent information processing. In the brain, a neuron receives many electric impulses via synapses, and outputs spike pulses. Processing based on spike pulses is essential in neuronal networks. However, most attempts for hardware implementation of artificial neural networks until several years ago were based on rate coding models, which define analog neuronal activity as an average of pulse events over a certain time span.
Instead of such classical analog-type neuron models, recent neuroscientists are attracted to a more realistic neuron models that directly treat spike pulses, which is called spiking neuron models. One of the basic spiking neuron models is an integrate-and-fire (IF) neuron model as shown in Fig. 1 . A spike pulse inputted to a neuron via a synapse generates a post-synaptic potential (PSP), which temporarily increases or decreases according as the synaptic connection is excitatory or inhibitory (positive or negative synaptic weights). The neuron's internal potential Á´Øµ is determined by the spatiotemporal summation of all PSP's. If Á´Øµ exceeds a certain threshold, the neuron emits a spike pulse.
The property of a spiking neural network consisting of IF neurons depends on the relation between average of interspike-intervals and the PSP decay time constant. By using various PSP decay constants, spiking neural networks should perform intelligent information processing.
A MOS device mimicking a neuron has already been proposed, which is called neuron-MOS, and has capacitivecoupled multiple input gates with a floating-gate [1] . This device can be used for analog-valued neuron models based on rate coding, but it cannot provide PSP characteristics because the output immediately follows the input pulses.
A neuron circuit with arbitrary PSP profiles can be realized in the ordinary CMOS, but requires many circuit components and therefore consume large chip area and power.
In this paper, we propose a multi-nanodot floating-gate MOS device for IF neurons, which achieves ultimately low power dissipation and large packing density.
Multi-nanodot floating-gate MOS device for IF neurons
We have already proposed the similar structure and circuit for associative memory [2, 3] . We slightly modify its structure and achieve continuous-time operation, which is essential to IF neurons.
The proposed structure is shown in Fig. 2 . Nanodot array structures are constructed on a MOS transistor gate electrode. Each nanodot array structure consists of one-dimensional (1D) dot array:
, where Ò is the number of dots at a side of (in Fig. 2 , Ò ). The center dot is capacitively coupled with the MOS gate via nanodot Ú . The capacitance Ó corresponds to the gate capacitance of the MOS transistor.
Spike pulses are inputted at node Á AE 's. An electron Å is introduced at the center dot . By applying appropriate bias voltages, the profile of the total energy as a function of the position of Å along 1D array has two peaks as shown in Fig. 3 because of the charging energy of Å itself. The minimal values of the energy is located at and both of ½ 's. The energy differences can be larger than the thermal energy at room temperature even if the tunneling junction capacitance is not so small. At the stationary state without input pulses, electron Å almost always stays at the center dot although the position of Å fluctuates by thermal noise. When a spike pulse inputs, if the pulse width is long enough and the pulse voltage is high enough, Å quickly moves to ½ , and after the pulse ceases, Å slowly moves back to because the energy difference between at and at ½ is small. The position of Å affects the gate voltage Î Ó ; i.e., when Å stays at center dot , Î Ó is reduced because of capacitive coupling. Because the above process occurs stochastically, Î Ó fluctuates due to fluctuation of the position of Å . However, if the same input pulse is applied to a number of arrays, analog PSP is realized as the average gate voltage. PSP's generated by plural nanodot arrays are summed on gate capacitance of the MOSFET.
Single-electron circuit simulation results
We analyzed the proposed circuit shown in Fig. 2 by using a Monte Carlo single-electron simulator [4] . Fig. 4 shows the transition probability of Å between and ½ as a function of time according as the input voltage changes. The shape of PSP (Î Ó ) is approximately proportional to this probability. The time constant of PSP can be controlled by the baseline voltage of the input. Fig. 5 shows the time dependence of Î Ó when a pulse is inputted to one and two nanodot array(s) (one and two input cases). Voltage Î Ó fluctuates due to the fluctuation of electron position, but the average voltage roughly represent a PSP. The summation of two inputs can also be realized.
Conclusion
We proposed a nanostructure for realizing IF neurons. It can operate at room temperature. Stochastic operation of electron tunneling assisted by thermal noise generates the duration of post-synaptic potential after a spike pulse ceases. This is a unique property of this structure. 
